

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE PATENT APPLICATION

In re Application of:

Howard et al.

Atty. Docket: TI-35213

Serial No.:

10/623,230

Art Unit: tbd

Filed:

07/18/2003

Examiner: TBD

For:

DOUBLE DIFFUSED VERTICAL JFET

Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

## CERTIFICATE OF MAILING OR TRANSMISSION

I hereby certify that the attached document is being deposited with the United States Postal Service with sufficient postage for First Class Mail in an envelope addressed to the Commissioner for Patents, Alexandria, VA 22313-1450 or is being facsimile transmitted on the dated indicated:

1 0 03

Jackie McBride

## INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97 & 1.98

Sir:

Applicants wish to bring to the attention of the Patent and Trademark Office the information noted on the enclosed form PTO-1449. Copies of the noted documents are enclosed. Please charge any necessary fees to the deposit account of Texas Instruments Incorporated, Account No. 20-0668. Charge any additional fee required or credit any overpayment to the same.

Respectfully submitted,

Texas Instruments Incorporated P. O. Box 655474, M/S 3999

Dallas, Texas 75265

(972) 917-5355

Attorney for Applicant(s)

Reg. No. 52,305

Sheet <u>1</u> of <u>1</u> FORM PTG U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. SERIAL NO. (REV. 7 PATENT AND TRADEMARK OFFICE TI-35213 10/623,230 LIST OF DOCUMENTS CITED BY APPLICANT(S) (Use several sheets if necessary) APPLICANT Howard et al. FILING DATE GROUP 07/18/2003 TBD **U.S. PATENT DOCUMENTS** \*EXAMINER DOCUMENT FILING DATE INITIAL NUMBER DATE NAME **CLASS SUBCLASS** (IF APPROPRIATE) FOREIGN PATENT DOCUMENTS TRANSLATION DOCUMENT NUMBER DATE COUNTRY **CLASS** SUB **CLASS** YES NO OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Pending U.S. Application No. 10/614,840 (TI-35193) Howard et al. "Implant-Controlled-Channel Vertical JFET" Pending U.S. Application No. 10/678,028 (TI-33654), Pendharker et all "A Low Noise Vertical

Variable Gate Control Voltage JFET Device in a BICMOS Process & Methods to Build this Device" EXAMINER

DATE CONSIDERED

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.